





# In-situ thermal annealing of CMOS devices after gamma irradiation

BVS-ABR Scientific meeting: Radiation protection in space: 18/06/2021

Presenter: Sedki Amor

Authors: S. Amor, V. Kilchytska, L. A. Francis and D. Flandre.

ICTEAM, UCLouvain.



- Radiation-induced defects in SOI-based transistors.
- Device description.
- Measurement's setup for gamma irradiation.
- In-situ thermal annealing.
  - I-V measurements.
  - Low Frequency Noise Measurements.
- Perspective.
- Conclusion.

## Radiation-induced defects in SOI MOSFETs



#### **Total Ionizing Dose**



- Radiation-induced defects in SOI-based transistors.
- Device description.
- Measurement's setup for gamma irradiation.
- In-situ thermal annealing.
  - I-V measurements.
  - Low Frequency Noise Measurements.
- Perspective.
- Conclusion.

# Device description.

The device has been fabricated using a 1.0 µm Partially-Depleted SOI technology (XI.10 from XFAB, Germany).



Schematic cross section of the device under test. (S Amor, et al, Semicond.Sci. and Techn., vol. 32, 2016.)



Layout image showing the location of the components around the micro-heater.

## Device description.



Microscopic view of the device at a floating condition (Left) and under microheater biasing at 4V with maximum temperature of about 800 °C (right). I-R camera shot of the device's front side.

- Radiation-induced defects in SOI-based transistors.
- Device description.
- Measurement's setup for gamma irradiation.
- In-situ thermal annealing.
  - I-V measurements.
  - Low Frequency Noise Measurements.
- Perspective.
- Conclusion.

#### Measurement's setup for gamma irradiation

#### Cyclotron, Louvain-La-Neuve, Belgium.

![](_page_8_Figure_2.jpeg)

## Measurement's setup for gamma irradiation

Bias conditions at ionising radiation, increases the sensitivity to the total lonizing Dose by separating electron-hole pairs in the gate-oxide !!

![](_page_9_Picture_2.jpeg)

![](_page_9_Figure_3.jpeg)

Bias condition of the 6µm wide transistor under gamma radiation.

![](_page_9_Figure_5.jpeg)

Designed by 4  $\mu$ m wide N, and P-MOS transistors.

- Radiation-induced defects in SOI-based transistors.
- Device description.
- Measurement's setup for gamma irradiation.
- In-situ thermal annealing.
  - I-V measurements.
  - Low Frequency Noise Measurements.
- Perspective.
- Conclusion.

#### I-V characterization: During irradiation

![](_page_11_Figure_2.jpeg)

 $I_{ds} \ vs \ V_{gs}$  characteristics of the 6µm wide transistor. Measured in linear regime under after each 60 krad (Si) of gamma radiation .

![](_page_11_Figure_4.jpeg)

Logscale representation of the transistor's I-V characteristics. Measured under gamma radiation after each 60 krad (Si).

#### I-V characterization: Post-irradiation

![](_page_12_Figure_2.jpeg)

UCLouvain | Sedki Amor

I-V characterization: Post-irradiation

![](_page_13_Figure_2.jpeg)

![](_page_13_Figure_3.jpeg)

![](_page_13_Figure_4.jpeg)

measured after each annealing step

- Radiation-induced defects in SOI-based transistors.
- Device description.
- Measurement's setup for gamma irradiation.
- In-situ thermal annealing.
  - I-V measurements.
  - Low Frequency Noise Measurements.
- Perspective.
- Conclusion.

Low Frequency Noise measurements

![](_page_15_Figure_2.jpeg)

Time trace measurements  $I_d(t)$  Pre-Post Radiation and Post Annealing at fixed current  $I_{ds} = 10 \ \mu A$  with  $V_{ds} = 3 \ V$ .

#### Low Frequency Noise measurements

![](_page_16_Figure_2.jpeg)

Probability distribution based on Time trace mesurements measured at fixed Ids=  $10 \mu A$  and Vds= 3 V

Lag plot presentation of  $I_d$  (t) after irradiation and Postannealing measured at fixed Ids= 10  $\mu$ A and Vds= 3 V

#### Low Frequency Noise measurements

Lorentzian Model:

$$S_{id,RTN}(f) = \Delta {I_d}^2 \frac{4 \,\tau^2}{\tau_e + \tau_c} \frac{1}{1 + (2\pi f \tau)^2}$$

where  $\tau_e$  and  $\tau_c$  refers to the emission and capture mean time constants and  $\Delta I_d$  the current difference.

with

 $\frac{1}{\tau} = \frac{1}{\tau_e} + \frac{1}{\tau_c}$ 

![](_page_17_Figure_7.jpeg)

Noise power spectral density of the MOSFETs. Measured Pre-Post radiation and after annealing at vds= 3 V.

- Radiation-induced defects in SOI-based transistors.
- Device description.
- Measurement's setup for gamma irradiation.
- In-situ thermal annealing.
  - I-V measurements.
  - Low Frequency Noise Measurements.
- Perspective.
- Conclusion.

#### Perspective

![](_page_19_Figure_1.jpeg)

Layout of N-type MOS transistor with thick high-k metal gate oxide, from 28 nm Fully Depleted Silicon-On-Insulator (FDSOI) process.

![](_page_19_Figure_3.jpeg)

heat Corner-Die in linear regime ( $V_d = 50 \text{ mV}$ , with  $V_o = -50 \text{ mV}$ ).

![](_page_19_Figure_5.jpeg)

Noise power spectral density of the MOSFETs. Measured before and after annealing in linear regime. (S. Amor, et al, ,IEEE Electron Device Letters, 2021)

## Conclusion

➢In-situ Thermal annealing provided a total recovery of the transistor's electrical characteristics.

>Noise measurements provides advanced investigations of the oxide defects in MOSFETs.

➤ The time trace measurements I<sub>d</sub> (t), confirmed the neutralisation of radiation-induced defects.

≻Noise measurements demonstrated the reduction of 1/f noise after thermal annealing.